A multi-level static memory cell
نویسندگان
چکیده
This paper introduces a static multi-level memory cell that was conceived to store state variables in neuromorphic onchip learning applications. It consists of a capacitance that holds a voltage and an array of ‘fusing’ amplifiers that are connected as followers. These followers drive their output towards the voltage level of the input like normal followers, but only if the difference between input and output is smaller than about 120mV. The inputs to this ’fusing’ follower array determine the stable voltage levels of the memory cell. All follower-outputs are connect to the storage capacitance and thus the voltage is always driven to the closest stable level. The cell content can be changed by injecting current into the capacitance. This form of storage offers arguably a better compromise between desirable and undesirable properties for neuromorphic learning systems than alternative solutions (e.g. non-volatile analog storage on floating gates or digital static storage in combination with AD/DA conversion), as shall be discussed in the following.
منابع مشابه
Energy Efficient Novel Design of Static Random Access Memory Memory Cell in Quantum-dot Cellular Automata Approach
This paper introduces a peculiar approach of designing Static Random Access Memory (SRAM) memory cell in Quantum-dot Cellular Automata (QCA) technique. The proposed design consists of one 3-input MG, one 5-input MG in addition to a (2×1) Multiplexer block utilizing the loop-based approach. The simulation results reveals the excellence of the proposed design. The proposed SRAM cell achieves 16% ...
متن کاملTiming Predictions for Multi-Level Caches
This paper describes a framework to extend timing predictions of real-time applications from architectures with primary caches to architectures with multi-level caches. First, general problems of extending timing analysis frameworks to multi-level memory hierarchies are discussed, including a method for dealing with uni-ed caches. Second, an existing data-ow framework for cache analysis, the fr...
متن کاملSynthesis of Multi–Mode Memory Interfaces for FPGA Reconfigurable Computing Machine
Multi-core reconfigurable architectures where soft-cores can be programmed over a reconfigurable substrate such as in an FPGA are a reality. For these target architectures it will become imperative that high-level mapping tools can synthesize and estimate the impact of high-level transformations in the overall design in terms of speed and area. The lack of support for external memory operations...
متن کاملDESTINY: A Comprehensive Tool with 3D and Multi-Level Cell Memory Modeling Capability
To enable the design of large capacity memory structures, novel memory technologies such as non-volatile memory (NVM) and novel fabrication approaches, e.g., 3D stacking and multi-level cell (MLC) design have been explored. The existing modeling tools, however, cover only a few memory technologies, technology nodes and fabrication approaches. We present DESTINY, a tool for modeling 2D/3D memori...
متن کاملExperimental and Numerical Studies on the Characteristics of Simple and Multi-cell Shapes of Quasi-hemisphere Thin-walled Structures
Thin-walled energy absorbers are used to reduce accident induced damages. In this study, thin-walled stainless steel structures in quasi-hemisphere geometry were subjected under quasi-static loading with Santam 150KN apparatus. Experimental results were compared with results of numerical simulations by LS-DYNA and it was shown that there is a good agreement between experimental and numerical r...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2003